• Shuffle
    Toggle On
    Toggle Off
  • Alphabetize
    Toggle On
    Toggle Off
  • Front First
    Toggle On
    Toggle Off
  • Both Sides
    Toggle On
    Toggle Off
  • Read
    Toggle On
    Toggle Off
Reading...
Front

Card Range To Study

through

image

Play button

image

Play button

image

Progress

1/7

Click to flip

Use LEFT and RIGHT arrow keys to navigate between flashcards;

Use UP and DOWN arrow keys to flip the card;

H to show hint;

A reads text to speech;

7 Cards in this Set

  • Front
  • Back

What does RISC stand for

Reduced instruction set computers

Main reason why we use RISCe

CPU design strategy based on the fact that a simplified instruction set provides a higher performance when combined with a micro-processor architecture capable of executing instructions using fewer microprocessor cycles per instruction

Examples of RISC processors

Alpha


AVR


ARM processor


PIC


PA-RISC


Power architecture


Super computer

Where would you usually find RISC processors

Found in phones and other portable devices

Characteristics of RISC

Emphasis on software


Single clock (reduced instruction set only)


Register to register instructions are independent


Low cycles per second; large code sizes


Has more transistors for memory registers


Pipelining available


Only a restricted set of address modes available


Less transistors so less power

Disadvantages

Compiler has to do more work to translate high level code into machine code


And more RAM is required to store the machine code instructions

Advantage

Each instruction takes the same amount of time


One clock cycle, four instructions will execute at least as fast as the single CISC instruction