• Shuffle
    Toggle On
    Toggle Off
  • Alphabetize
    Toggle On
    Toggle Off
  • Front First
    Toggle On
    Toggle Off
  • Both Sides
    Toggle On
    Toggle Off
  • Read
    Toggle On
    Toggle Off
Reading...
Front

Card Range To Study

through

image

Play button

image

Play button

image

Progress

1/22

Click to flip

Use LEFT and RIGHT arrow keys to navigate between flashcards;

Use UP and DOWN arrow keys to flip the card;

H to show hint;

A reads text to speech;

22 Cards in this Set

  • Front
  • Back
Moving data directly to and from RAM without going through the CPU. NOT a classification of expansion bus
DMA (Direct Memory Access)
Interrupt request settings that are connected together
IRQ (interrupt requests) 2 and 9
Program that runs first after PC switched on
POST (Power On Self Test)
collection of conductors that run from device to device across the motherboard
bus
CPU temporary rest state
wait
physical shape of the motherboard
form factor
architecture providing highest transfer rate for data
IEEE 1394
Bus exclusively used for display support
AGP
Common setting for COM1
IRQ 4
Port and memory address description
Hexadecimal numbers
technology that automatically assigns system resources such as DMA interrupts memory and I/O port addresses
Plug and Play
Form factor that uses bus riser card
LPX
See IRQ assignments in Windows XP
Device Manager Button
Ways to access the CMOS Setup
Numerous methods
The bridge that controls the high speed communications portion of the motherboard bus system
North
Component with the highest data transfer speed
CPU
allowing separate computer devices to communicate between each other without going through the CPU
Bus mastering
software programmable firmware
Flash BIOS
cause of why connecting to the Internet via a modem would make a scanner stop working
same IRQ assigned
Direct Memory Execution
DiME
Most common way to handle BIOS password that has been forgotten
Erase BIOS settings and password
Connects motherboard bus systems of different speeds together allowing communication between high speed CPU and lower speed devices
chipsets